

<u>Lecture – 13</u>

Date: 29.09.2016

- Common Mode Rejection Ratio
- Non-Idealities in Differential Amplifier



Common Mode Rejection Ratio (CMRR)

- Differential input amplifiers are devices/circuits that can input and amplify differential signals <u>and</u> suppress common-mode signals
 - <u>This includes</u> operational amplifiers, instrumentation amplifiers, and difference amplifiers





• For a differential input amplifier, common-mode voltage is defined as the average of the two input voltages.





• For a differential amplifier, common-mode voltage is defined as the average of the two input voltages.



$$V_{out} = A_{dm}(V_{id}) + A_{cm}(V_{cm})$$

where
$$A_{dm} = \text{Differenti al - mode gain}$$

$$A_{cm}$$
 = Common - mode gain

Common-Mode Rejection Ratio is defined as the ratio of the differential gain to the common-mode gain.

$$CMRR = \left| \frac{A_{dm}}{A_{cm}} \right|$$

• CMR is defined as:

 $CMR(dB) = 20\log_{10}(CMRR)$



 Ideally a differential input amplifier only responds to a differential input voltage, not a common-mode voltage.





- What is the CMRR of an ideal differential input amplifier (e.g. op-amp)?
- Recall that the ideal common-mode gain of a differential input amplifier is ZERO
- Voltage Amplifier Model:



- Also recall that the differential gain of an ideal op-amp is some high value.
- Therefore:

$$CMRR_{ideal-OA} = \frac{A_{dm}}{A_{cm}} = \frac{A_{dm} \to \infty}{A_{cm} \to 0} \to \infty$$



Real Op-Amp CMRR

- There will be a common-mode gain due to the following
 - Asymmetry in the circuit
 - Mismatched source and drain resistors
 - Signal source resistances
 - Gate-drain capacitances
 - transconductances
 - Gate leakage currents
 - Finite output impedance of the tail current source
 - Changes with frequency due to tail current source's shunt capacitance
- These issues will manifest themselves through converting common-mode variations to differential components at the output and variation of the output common-mode level



Modeling CMRR

- Now that we understand what CMRR is and what affects it in operational amplifiers, let's see how it can affect a circuit.
- First, however, we need to understand the model
- To be useful, CMRR needs to be referred-to-input (RTI)
- We can then represent it as a voltage source (aka offset voltage) in series with an input. The magnitude (RTI) is V_{cm}/CMRR.





OA CMRR Error

 $V_O = A \left(V_p - V_n \right)$ **Example:** non-inverting buffer





CMRR of Difference Amplifiers

- A difference amplifier is made up of a differential amplifier (operational amplifier) and a resistor network as shown below
- The circuit meets our definition of a differential amplifier
- The output is proportional to the difference between the input signals



Indraprastha Institute of Information Technology Delhi

Common Mode Rejection Ratio (CMRR) (contd.)

CMRR of Difference Amplifiers

 Let's replace V₁ and V₂ with our alternate definition of the inputs (in terms of differential-mode and common-mode signals).





ECE315/515

$$V_o = \frac{R_2}{R_1} \left(V_2 - V_1 \right)$$
$$V_o = \frac{R_2}{R_1} \left(\left(V_{cm} + \frac{V_{dm}}{2} \right) - \left(V_{cm} - \frac{V_{dm}}{2} \right) \right)$$
$$V_o = \frac{R_2}{R_1} \left(V_{dm} \right)$$

 It is readily apparent that an ideal difference amplifier's output should only amplify the differential-mode signal...not the common-mode signal.



CMRR of Difference Amplifiers

- The last expression is based on the premise that the operational amplifier is ideal and that the resistors are balanced
- Keeping the assumption that the operational amplifier is ideal, let's see what happens when an imbalance factor (ε) is introduced





CMRR of Difference Amplifiers

• Using superposition we find that:

$$V_{o} = \left(V_{cm} - \frac{V_{dm}}{2}\right) \left(-\frac{R_{2}\left(1-\varepsilon\right)}{R_{1}}\right) + \left(V_{cm} + \frac{V_{dm}}{2}\right) \left(\frac{R_{2}}{R_{1}+R_{2}}\right) \left(1 + \frac{R_{2}\left(1-\varepsilon\right)}{R_{1}+R_{2}\left(1-\varepsilon\right)}\right)$$

After simplification we find that:





 $\langle \rangle$

Common Mode Rejection Ratio (CMRR) (contd.) <u>CMRR of Difference Amplifiers</u>

 Since we have equations for A_{cm} and A_{dm}, let's look at CMR:

$$CMR(dB) = 20\log_{10}\left(\frac{A_{dm}}{A_{cm}}\right) = 20\log_{10}\left(\frac{\frac{R_2}{R_1}\left(1 - \frac{R_1 + 2R_2}{R_1 + R_2} \times \frac{\mathcal{E}}{2}\right)}{\frac{R_2}{R_1 + R_2} \times \mathcal{E}}\right)$$

- If the imbalance is sufficiently small we can neglect its effect on A_{dm}
- With that and some algebra we find:

 $\frac{R_2}{R_1}$

$$CMR(dB) \cong 20\log_{10}\left(\frac{1+\frac{1}{\varepsilon}}{\varepsilon}\right)$$

- This equation shows two very important relationships
 - As the gain of a difference amplifier increases (R₂/R₁), CMR increases
 - As the mismatch (ε) increases, CMR decreases

Please remember that this just shows the effects of the resistor network and assumes an ideal amplifier



CMRR of Difference Amplifiers

- Another possible source for CMRR degradation is the impedance at the reference pin.
- So far we have connected this pin to low-impedance ground.



- Placing an impedance here will disturb the voltage divider we come across during superposition analysis.
- This will negatively affect CMR



Common Mode Rejection Ratio (CMRR) (contd.) CMRR of Difference Amplifiers

Pros:

- Difference amplifiers amplify differential signals and reject common-mode signals
- The common-mode rejection is based mainly on resistor matching
- Difference amplifiers can be used to protect against ground disturbances

Cons:

- Externally changing the gain of a difference amplifier is not worthwhile
- The input impedance is finite
 - This means that a difference amplifier will load the input signals
 - If the input signal source's impedances are not balanced, CMR could be degraded
- Is there a way we can amplify differential signals, change the gain, retain high CMR, and not load our source?
- Yes! Buffer the inputs...this creates an Instrumentation Amplifier (IA).



ECE315/515

Common Mode Rejection Ratio (CMRR) (contd.)

Instrumentation Amplifiers

There are 2 common types of instrumentation amplifiers





Instrumentation Amplifiers

- Notice both have gain equations so you can vary the gain.
- Notice the input impedance is that of the non-inverting terminal of a non-inverting amplifier.





ECE315/515

Common Mode Rejection Ratio (CMRR) (contd.)

Instrumentation Amplifiers





Instrumentation Amplifiers

- So, what is the CMRR of an instrumentation amplifier?
- Instrumentation amplifiers reject common-mode signals ($A_{cm} \rightarrow 0$)

• Recall:

 $CMRR = \frac{A_{dm}}{A_{cm}}$

CMRR is directly related to differential gain. Since we can change the differential gain of an IA, we also change the CMRR.

Indraprastha Institute of Information Technology Delhi

ECE315/515

Non-ideal Characteristics of Differential Amplifier

- DC Offset Problems
- Due to mismatch in load resistances, mismatch in W/L, and mismatch in V_T

\$*R*_{D1} *R*_{D2}≸

 $V_{out1} \sim X \qquad Y \sim V_{out2}$ $V_{ln1} \sim M_1 \qquad M_2 \sim V_{in2}$

€/ss

V_{DD}

• Mismatch in R_D

ad
/L,

$$R_{D1} = R_D + \frac{\Delta R_D}{2} \qquad R_{D2} = R_D - \frac{\Delta R_D}{2}$$

$$V_{ou1} = V_{DD} - \frac{I_{SS}}{2} \left(R_D + \frac{\Delta R_D}{2} \right)$$

$$V_{out2} = V_{DD} - \frac{I_{SS}}{2} \left(R_D - \frac{\Delta R_D}{2} \right)$$
Therefore
differential output:

$$V_o = V_{out2} - V_{out1} = \left(\frac{I_{SS}}{2} \right) \Delta R_D$$

Non-zero ← Unwanted ← polarity unknown a priori 🦱

Offset signal appears due to mismatch → differential can overcome this offset problem





Differential Pair with Active Loads

 It can help in mitigating the common-mode to differential conversion arising out from R_D mismatch.



saturation by default



Indraprastha Institute of Information Technology Delhi

Differential Pair with Active Loads (contd.)



- Precision comes but with a price. What is that?
 - Reduced voltage swings

→ to increase gain → reduce $(W/L)_P$ → as a consequence V_{ov} of M_3/M_4 reduces → eventually lowers the CM level at the nodes X and Y → clipping in the negative cycle



Differential Pair with Active Loads (contd.) <u>Diode-connected Load:</u>

- The output swing can be improved <u>IF</u> part of bias current to M₁ and M₂ can be provided by PMOS current sources
 - The trick here is to reduce the g_m of M₃ and M₄ by lowering their drain currents instead of their aspect ratios





Differential Pair with Active Loads (contd.)

Constant Current Sources:

- The small signal gain of differential pair with current source load is usually in the range of 10 – 20.
- How to increase the gain?
- Use <u>Cascode</u> structure <u>both</u> for NFET and PFET

Cascode will definitely enhance the small signal gain <u>BUT</u> at the cost of reduced voltage headroom

- By now we know, the load resistors in differential pair can be replaced by diode-connected or source-connected loads.
- It can help in mitigating the common-mode to differential conversion arising out from R_D mismatch.



Differential Pair with Active Load

• Using half-circuit approach:

