






## Lecture – 10

Date: 07.09.2015


- CS Amplifier with Constant Current Source
- Current Steering Circuits
- Examples
- CS Stage Followed by CG Stage
- Cascode as Current Source
- Cascode as Amplifier

## CS Amplifier with Constant Current Source



Transistors  $Q_2$ ,  $Q_3$ , and  $Q_4$  form the **current mirror** that acts as the **current source**. Note that transistor  $Q_4$  is an **enhancement load**—it acts as the **resistor** in the current mirror circuit.

## CS Amplifier with Constant Current Source (contd.)



**Q:** So again, what is the source resistance  $r_o$  of this current source?

**A:** Let's determine the **small-signal circuit** for this integrated circuit amplifier and find out!

**Q:** But there are **four** (count em') transistors in this circuit, determining the small-signal circuit must **take forever!**

**A:** Actually **no**.

The important thing to realize when analyzing **this** circuit is that the gate-to-source voltage for transistors  $Q_2$ ,  $Q_3$ , and  $Q_4$  are **DC values!**

**Q:** ??

## CS Amplifier with Constant Current Source (contd.)

**A:** In other words, the small signal voltages  $v_{gs}$  for each transistor are equal to **zero**:

$$v_{gs2} = v_{gs3} = v_{gs4} = 0$$


**Q:** But doesn't the small-signal source  $v_i(t)$  **create** small-signal voltages and currents **throughout** the amplifier?

**A:** For **some** of the circuit yes, but for **most** of the circuit no!

Note that for transistor  $\mathbf{Q}_1$  there will be **small-signal** voltages  $v_{gs1}(t)$  and  $v_{ds1}(t)$ , along with  $i_{d1}(t)$ . Likewise for transistor  $\mathbf{Q}_2$ , a **small-signal** voltage  $v_{ds2}(t)$  and current  $i_{d2}(t)$  will occur.

But, for the remainder of the voltages and currents in this circuit (e.g.,  $V_{DS4}$ ,  $V_{GS2}$ ,  $I_{D3}$ ), the small-signal component is **zero**!

## CS Amplifier with Constant Current Source (contd.)



**Q:** But wait! **How** can there be a small-signal **drain current**  $i_{d2}(t)$  through transistor  $Q_2$ , **without** a corresponding small-signal  $v_{gs2}(t)$  **gate-to-source voltage?**

**A:** Transistor  $Q_2$  is **the** important device in this analysis.


## CS Amplifier with Constant Current Source (contd.)

- Note its gate-to-source voltage is a **DC value** (no small-signal component,  $v_{gs2}(t) = 0$ ), yet there **must** be (by KCL) a **small-signal** drain current!
- This is a case where we **must** consider the **MOSFET output resistance**  $r_{o2}$ . The small-signal drain current for a **PMOS** device is:

$$i_{d2} = g_{m2} v_{gs2} - \frac{v_{ds2}}{r_{o2}}$$


- Since  $v_{gs2} = 0$ , this equation **simplifies** to:  $i_{d2} = -\frac{v_{ds2}}{r_{o2}}$

- Equivalently, the **small-signal PMOS model** is:




## CS Amplifier with Constant Current Source (contd.)

- Thus for  $v_{gs2} = 0$ , the small-signal model becomes:





- Or, simplifying further:



## CS Amplifier with Constant Current Source (contd.)

- Thus, the small-signal model of the entire current mirror is simply the output resistance of the MOSFET  $Q_2$  !
- Comparing this to the earlier analysis--with a current source of output resistance  $r_o$  :




- It is evident that the output resistance of the current mirror is simply equal to the output resistance of MOSFET  $Q_2$  !!!!


$$r_o = r_{o2}$$




## CS Amplifier with Constant Current Source (contd.)



is equivalent to **this** circuit




- The resulting small-signal circuit of this amp is:



## CS Amplifier with Constant Current Source (contd.)

- The resulting small-signal circuit of this amp is:



- And so the small signal **voltage gain** is:

$$A_v = -g_{m1} r_{o1} \parallel r_{o2} = 2\sqrt{K_1} \sqrt{I_{ref}} r_{o1} \parallel r_{o2}$$

- Note **this** result is **far different** (i.e., larger) than the result when using the **enhancement load** for  $R_D$ :

$$A_v = -\sqrt{\frac{K_1}{K_2}}$$


- However, we find that the **output** and **input** resistances of this amplifier are the **same** as with the enhancement load:

$$R_i = \infty$$

$$R_o = r_{o1} \parallel r_{o2}$$

## Current Steering Circuits

- A current mirror may consist of **many** MOSFET current sources!



This circuit is particularly useful in integrated circuit design, where **one** resistor  $R$  is used to make **multiple** current sources.

## Current Steering Circuits (contd.)

**Q:** What if we want to make the sources have **different** current values? Do we need to make **additional** current mirrors?

**A:** NO!!

- Recall that the current mirror simply ensures that the gate to source voltages of **each** transistor is **equal** to the gate to source voltage of the **reference**:

$$V_{GS}^{ref} = V_{GS1} = V_{GS2} = V_{GS3} = \dots$$

- Therefore, **if** each transistor is identical (i.e.,  $K_{ref} = K_1 = \dots$ , and  $V_T^{ref} = V_{T1} = V_{T2} = \dots$ ) then:

$$\begin{aligned} I_{ref} &= K_{ref} (V_{GS}^{ref} - V_T^{ref})^2 \\ &= K_n (V_{GSn} - V_{Tn})^2 = I_{Dn} \end{aligned}$$

In other words, **if** each transistor  $Q_n$  is **identical** to  $Q_{ref}$ , then each current  $I_{Dn}$  will **equal** reference current  $I_{ref}$ .

## Current Steering Circuits (contd.)

- **But**, consider what happens if the MOSFETS are not identical. Specifically, consider the case where  $K_n \neq K_{ref}$  (but  $V_{Tn} = V_T^{ref}$ ).
- In such a scenario the drain current  $I_{Dn}$  will now be:


$$\begin{aligned}
 I_{Dn} &= K_n (V_{GSn} - V_{Tn})^2 \\
 &= K_n (V_{GS}^{ref} - V_T^{ref})^2 \\
 &= K_n \left( \frac{I_{ref}}{K_{ref}} \right) \\
 &= \left( \frac{K_n}{K_{ref}} \right) I_{ref}
 \end{aligned}$$

The drain current is a scaled value of  $I_{ref}$ !

## Current Steering Circuits (contd.)

For example, if  $K_1$  is twice that of  $K_{ref}$  (i.e.,  $K_1 = 2K_{ref}$ ), then  $I_{D1}$  will be twice as large as  $I_{ref}$  (i.e.,  $I_{D1} = 2I_{ref}$ ).


From the standpoint of integrated circuit design, we can change the value of  $K$  by modifying the MOSFET channel **width-to-length ratio** ( $W/L$ ) for each transistor.



$$\frac{K_n}{K_{ref}} = \frac{\left(\frac{W}{L}\right)_n}{\left(\frac{W}{L}\right)_{ref}}$$

## Example-1

- Determine all the currents in the following and find the value of R



$$I_{D2} = I_{REF} \frac{(W/L)_2}{(W/L)_1}$$

$$= 25\ \mu\text{A} * \frac{10/1}{5/1} = 50\ \mu\text{A}$$

$$I_{D3} = I_{REF} \frac{(W/L)_3}{(W/L)_1} = 125\ \mu\text{A}$$

$$I_{D4} = I_{REF} = 25\ \mu\text{A}$$

$$I_{D5} = I_{D4} \frac{(W/L)_5}{(W/L)_4} = 25\ \mu\text{A}$$

## Example-1 (contd.)


$$R = \frac{+5 - (-V_{GSP}) - V_{GSN} - (-5)}{I_{REF}}$$

$$\Rightarrow R = \frac{10 + V_{GSP} - V_{GSN}}{I_{REF}}$$

$$V_{GSP} = V_{TP} - \sqrt{\frac{2I_{D4}}{\mu_p C_{ox} (W/L)_4}}$$

$$V_{GSN} = V_{TN} + \sqrt{\frac{2I_{D1}}{\mu_n C_{ox} (W/L)_1}}$$


- The resistor R can be replaced by an active load such as the PFET shown here → what will be its W/L?





## Example-2

- An integrated circuit employs the following CD and CS stages. Design an NMOS type current mirror that produces  $I_1$  and  $I_2$  from a 0.8mA reference.




- Required current for CD stage is 0.2 mA, hence mirror equation gives:


$$\frac{I_{DMI1}}{I_{REF}} = \frac{(W/L)_{MI1}}{(W/L)_{REF}} \Rightarrow \frac{0.2}{0.8} = \frac{(W/L)_{MI1}}{(W/L)_{REF}} \longrightarrow \text{They are in the ratio of 2 to 8}$$

- Similarly, for CS stage the ratio is 5 to 8

## Example-2 (contd.)



## Common Gate Stage



Impedance of the signal source


$$\frac{V_{out}}{V_{in}} = A_v = \frac{(g_m + g_{mb})r_o + 1}{r_o + (g_m + g_{mb})r_o R_S + R_S + R_D} R_D$$

Non-inverting with slightly higher value as compared to the CS stage → body effect is useful in this scenario

- If the resistor  $R_D$  is replaced by a current source then:
 
$$\frac{V_{out}}{V_{in}} = A_v = (g_m + g_{mb})r_o + 1$$

$R_D \rightarrow \infty$  for an ideal current source

## Common Gate Stage (contd.)




$$\therefore R_{in} = \frac{R_D + r_o}{1 + (g_m + g_{mb})r_o} \approx \frac{R_D}{(g_m + g_{mb})r_o} + \frac{1}{(g_m + g_{mb})}$$

- **Case-I:**  $R_D = 0$        $R_{in} = \frac{V_X}{I_X} = \frac{r_o}{1 + (g_m + g_{mb})r_o}$
- **Case-II:**  $R_D$  is an ideal current source ie,  $R_D \rightarrow \infty$        $R_{in} \rightarrow \infty$


It is apparent that the input impedance of common-gate stage is low only if the load impedance connected to the drain is low

## Common Gate Stage (contd.)



$$R_{out} = \frac{V_X}{I_X} = \left\{ \left[ 1 + (g_m + g_{mb})r_o \right] R_S + r_o \right\} \parallel R_D$$

## CS-stage followed by a CG-stage



Thevenin  
Equivalent of  $M_1$

$$V_{in,eq} = \frac{r_{o1} \parallel \frac{1}{g_{mb1}}}{r_{o1} \parallel \frac{1}{g_{mb1}} + g_{m1}} V_{in}$$

$$R_{eq} = r_{o1} \parallel \frac{1}{g_{mb1}} \parallel \frac{1}{g_{m1}}$$

## CS-stage followed by a CG-stage (contd.)

- Use the CG stage expression to obtain the formulation for small signal voltage gain as:

$$\frac{V_{out}}{V_{in}} = A_v = \frac{(g_{m2} + g_{mb2})r_{o2} + 1}{r_{o2} + \left[ 1 + (g_{m2} + g_{mb2})r_{o2} \left( r_{o1} \parallel \frac{1}{g_{mb1}} \parallel \frac{1}{g_{m1}} \right) \right] + R_D} R_D \frac{r_{o1} \parallel \frac{1}{g_{mb1}}}{r_{o1} \parallel \frac{1}{g_{mb1}} + \frac{1}{g_{m2}}}$$



The expression, although, is more complex but definitely provides significantly larger gain when compared to CS stage

## Example – 3

The CS-stage in both the following circuits senses  $\Delta V$  at node  $X$  and delivers a proportional current to a  $50\Omega$  transmission line.

(a) Calculate small signal gain at low frequencies.

(b) What condition is necessary to minimize wave reflections at node  $X$






## Cascode Stage

- **Terminology:** It stems from erstwhile vacuum tube in which cathodes were cascaded. In practice, the output of first tube (anode) feeds the input of second tube (cathode)
- **Configuration:** CG-stage in cascade with CS-stage → **actually CS-stage is called the main device** whereas CG is called the cascode device
- **Basic Idea:** **combines high input impedance** and large transconductance of CS **with the current buffering property** and the superior high frequency response of CG stage
- **Cascode Provides:** **wider bandwidth, increased small-signal gain,** high input impedance, **customized output impedance**
- **Applications:** Current Source, Small-Signal Amplifier

## Cascode – as a current source


- **Current Source:** requires very high output impedance



**Cascode Transistor (CG Stage):**  
 always in saturation and is the main device that provides a constant current source

**Degeneration Transistor (CS Stage):** in saturation and acts as a degeneration resistor for a fixed bias point → provides an impedance of  $r_{o2}$

## Cascode – as a current source



KVL in loop-1

$$V_1 = -I_X r_{o2}$$

KVL in loop-2

$$V_X = I_X r_{o2} + (I_X - g_{m1} V_1 - g_{mb1} V_1) r_{o1}$$

$$\Rightarrow \frac{V_X}{I_X} = r_{o2} + r_{o1} + r_{o1} (g_{m1} r_{o2} + g_{mb1} r_{o2}) = R_{out}$$

## Cascode – as a current source

$$\Rightarrow R_{out} = r_{o2} + r_{o1} + r_{o1}(g_{m1}r_{o2} + g_{mb1}r_{o2})$$

$$R_{out} = r_{o2} + r_{o1}[1 + r_{o2}(g_{m1} + g_{mb1})]$$

$$R_{out} = r_{o1} + r_{o2}[1 + r_{o1}(g_{m1} + g_{mb1})]$$

However:

$$r_{o1}(g_{m1} + g_{mb1}) \gg 1$$

$$r_{o1}(g_{m1}r_{o2} + g_{mb1}r_{o2}) \gg r_{o1}$$

$$\therefore R_{out} \approx (g_{m1} + g_{mb1})r_{o1}r_{o2}$$

**Very High Output Impedance**



**M<sub>1</sub> already in saturation**




**Appropriate candidate for constant current source**

In this case, M<sub>1</sub> boosts the output resistance of M<sub>2</sub> by a factor of  $(g_{m1} + g_{mb1})r_{o1}$

## Cascode – Amplifier


Cascode device (in CG) → in saturation → routes the current generated by main device to  $R_D$

main device (in CS) → in saturation → converts and amplifies an input voltage signal into output current



## Cascode – Amplifier (contd.)

### Bias Conditions of Cascode:



- For  $M_1$  to be in saturation:

$$V_X > V_{in} - V_{T1} \Rightarrow V_b - V_{GS2} > V_{in} - V_{T1}$$

$$\Rightarrow V_b > V_{in} + V_{GS2} - V_{T1}$$

- For  $M_2$  to be in saturation:

$$V_{out} - V_X \geq V_{GS2} - V_{T2}$$



$$\Rightarrow V_{out} \geq \underbrace{V_{in} - V_{T1}}_{V_{OV1}} + \underbrace{V_{GS2} - V_{T2}}_{V_{OV2}}$$

Minimum output voltage equals overdrive voltage of  $M_1$  and  $M_2 \rightarrow$   
 addition of  $M_2$  reduces the output voltage swing by  $V_{GS2} - V_{T2}$

## Cascode – Amplifier (contd.)

It is a CS stage and therefore generates:

$$V_X = -g_{m1} r_{o1} V_{in}$$




Contribution from  $M_1$

Thevenin Equivalent

## Cascode – Amplifier (contd.)

### Small Signal Model of Cascode:



KVL in loop-1:

$$V_2 - \frac{V_{out}}{R_D} r_{o1} - g_{m1} r_{o1} V_{in} = 0 \Rightarrow V_2 = \frac{V_{out}}{R_D} r_{o1} + g_{m1} r_{o1} V_{in}$$

KVL in loop-2:

$$V_{out} = r_{o2} \left( \frac{-V_{out}}{R_D} - g_{m2} V_2 - g_{mb2} V_2 \right) - \frac{V_{out}}{R_D} r_{o1} - g_{m1} r_{o1} V_{in}$$



## Cascode – Amplifier (contd.)

Simplification gives:

$$\frac{V_{out}}{R_D} [R_D + r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2}] = -[g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2} + g_{m1}r_{o1}]V_{in}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = A_v = -\frac{[g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2} + g_{m1}r_{o1}]}{[R_D + r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2}]} R_D$$


Now:

$$g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2} \gg g_{m1}r_{o1}$$

$$\therefore A_v \approx -\frac{g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2}}{[R_D + r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2}]} R_D$$


## Cascode – Amplifier (contd.)

Output Impedance: ability to synthesize desired output impedance



$$R_{out} \approx (g_{m2} + g_{mb2})r_{o2}r_{o1}$$

## Cascode Amplifier with Current Source Load



We know the gain of Cascode stage is given by:

$$\Rightarrow A_v \approx -\frac{g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2}}{[R_D + r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2}]}R_D$$

A constant current source possesses **very high output impedance** ( $R_D \rightarrow \infty$ ), therefore the gain equation changes to:

$$A_v \approx -g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2} = -(g_{m1}r_{o1}) \cdot (g_{m2} + g_{mb2})r_{o2}$$

It is apparent that the maximum small-signal voltage gain is the multiplication of gains from CS and CG stages  $\rightarrow$  definitely a big plus!

$$R_{out} \approx (g_{m2} + g_{mb2})r_{o2}r_{o1}$$