



<u>Lecture – 10</u>

Date: 07.09.2015

- CS Amplifier with Constant Current Source
- Current Steering Circuits
- Examples
- CS Stage Followed by CG Stage
- Cascode as Current Source
- Cascode as Amplifier





CS Amplifier with Constant Current Source



Transistors Q₂, Q₃, and Q₄ form the **current mirror** that acts as the **current source**. Note that transistor Q₄ is an **enhancement load**—it acts as the **resistor** in the current mirror circuit.



CS Amplifier with Constant Current Source (contd.)



Q: So again, what **is** the source resistance r_o of this current source?

A: Let's determine the small-signal circuit for this integrated circuit amplifier and find out!

Q: But there are four (count em') transistors in this circuit, determining the small-signal circuit must take forever!
A: Actually no.

The important thing to realize when analyzing **this** circuit is that the gateto-source voltage for transistors Q₂, Q₃, and Q₄ are **DC values**!

Q: ??





A: In other words, the small signal voltages v_{gs} for each transistor are equal to **zero**:

$$v_{gs2}=v_{gs3}=v_{gs4}=0$$

Q: But doesn't the small-signal source $v_i(t)$ create small-signal voltages and currents **throughout** the amplifier?

A: For some of the circuit yes, but for most of the circuit no!

Note that for transistor Q_1 there will be small-signal voltages $v_{gs1}(t)$ and $v_{ds1}(t)$, along with $i_{d1}(t)$. Likewise for transistor Q_2 , a small-signal voltage $v_{ds2}(t)$ and current $i_{d2}(t)$ will occur.

But, for the remainder of the voltages and currents in this circuit (e.g., V_{DS4} , V_{GS2} , I_{D3}), the small-signal component is zero!







Q: But wait! How can there be a small-signal drain current $i_{d2}(t)$ through transistor Q₂, without a corresponding small-signal $v_{gs2}(t)$ gate-to-source voltage?

A: Transistor Q_2 is **the** important device in this analysis.





- Note its gate-to-source voltage is a **DC** value (no small-signal component, $v_{gs2}(t) = 0$), yet there **must** be (by KCL) a small-signal drain current!
- This is a case where we **must** consider the **MOSFET output resistance** r_{o2} . The small-signal drain current for a **PMOS** device is:

$$s_{d2} = g_{m2} v_{gs2} - rac{v_{ds}}{r_{o2}}$$

• Since $v_{gs2} = 0$, this equation **simplifies** to:





I_{d2}



CS Amplifier with Constant Current Source (contd.)

- Thus for $v_{gs2} = 0$, the small-signal model becomes:



• Or, simplifying further:



 $v_i(t)$



 r_{o2}

CS Amplifier with Constant Current Source (contd.)

- Thus, the small-signal model of the entire current mirror is simply the output resistance of the MOSFET Q₂!
- Comparing this to the earlier analysis--with a current source of output resistance r_o :





It is evident that the output resistance of the current mirror is simply equal to the output resistance of MOSFET Q_2 !!!!





CS Amplifier with Constant Current Source (contd.)





• The resulting small-signal circuit of this amp is:



• And so the small signal **voltage gain** is:

$$A_{v} = -g_{m1} r_{o1} \| r_{o2} = 2\sqrt{K_{1}} \sqrt{I_{ref}} r_{o1} \| r_{o2}$$

- Note this result is far different (i.e., larger) than the result when using the enhancement load for R_D:
- However, we find that the output and input resistances of this amplifier are the same as with the enhancement load:

$$\boldsymbol{A}_{V} = -\sqrt{\frac{\boldsymbol{K}_{1}}{\boldsymbol{K}_{2}}}$$

$$R_{o} = r_{o1} \| r_{o2}$$

 $R_{i} = \infty$





Current Steering Circuits

• A current mirror may consist of **many** MOSFET current sources!



This circuit is particularly useful in integrated circuit design, where **one** resistor *R* is used to make **multiple** current sources.





Current Steering Circuits (contd.)

Q: What if we want to make the sources have **different** current values? Do we need to make **additional** current mirrors?

A: NO!!

 Recall that the current mirror simply ensures that the gate to source voltages of each transistor is equal to the gate to source voltage of the reference:

$$V_{GS}^{ref} = V_{GS1} = V_{GS2} = V_{GS3} = \cdots$$

• Therefore, **if** each transistor is identical (i.e., $K_{ref} = K_1 = \cdots$, and $V^{ref}_T = V_{T1} = V_{T2} = \cdots$) then: $I_{ref} = K_{ref} \left(V_{GS}^{ref} - V_T^{ref} \right)^2 = I_{Dn}$

In other words, **if** each transistor Q_n is **identical** to Q_{ref} , then each current I_{Dn} will **equal** reference current I_{ref} .





Current Steering Circuits (contd.)

- **But,** consider what happens if the MOSFETS are not identical. Specifically, consider the case where $K_n \neq K_{ref}$ (but $V_{Tn} = V^{ref}_T$).
- In such a scenario the drain current I_{Dn} will now be:

$$I_{Dn} = K_n \left(V_{GSn} - V_{Tn} \right)^2$$
$$= K_n \left(V_{GS}^{ref} - V_T^{ref} \right)^2$$
$$= K_n \left(\frac{I_{ref}}{K_{ref}} \right)$$
$$= \left(\frac{K_n}{K_{ref}} \right) I_{ref}$$

The drain current is a scaled value of I_{ref} !





Current Steering Circuits (contd.)

For example, if K_1 is twice that of K_{ref} (i.e., $K_1 = 2K_{ref}$), then I_{D1} will be twice as large as I_{ref} (i.e., $I_{D1} = 2I_{ref}$).

 $\frac{(/L)_n}{(W/)}$

From the standpoint of integrated circuit design, we can change the value of *K* by modifying the MOSFET channel width-to-length ratio (*W/L*) for each transistor.





Example-1

• Determine all the currents in the following and find the value of R



$$I_{D2} = I_{REF} \frac{(W / L)_2}{(W / L)_1}$$
$$= 25\mu A * \frac{10/1}{5/1} = 50\mu A$$

$$I_{D3} = I_{REF} \frac{(W / L)_3}{(W / L)_1} = 125 \mu A$$

$$I_{D4} = I_{REF} = 25\,\mu A$$

$$I_{D5} = I_{D4} \frac{(W / L)_{5}}{(W / L)_{4}} = 25 \,\mu A$$







The resistor R can be replaced by an active load such as the PFET shown here → what will be its W/L?





Example-2

• An integrated circuit employs the following CD and CS stages. Design an NMOS type current mirror that produces I_1 and I_2 from a 0.8mA reference.



• Required current for CD stage is 0.2 mA, hence mirror equation gives:

$$\frac{I_{DMI1}}{I_{REF}} = \frac{\left(W / L\right)_{MI1}}{\left(W / L\right)_{REF}} \implies \frac{0.2}{0.8} = \frac{\left(W / L\right)_{MI1}}{\left(W / L\right)_{REF}} \implies \frac{1}{100} \text{They are in the ratio} \text{of 2 to 8}$$

• Similarly, for CS stage the ratio is 5 to 8





Example-2 (contd.)







Common Gate Stage



$$\frac{V_{out}}{V_{in}} = A_{v} = \frac{(g_{m} + g_{mb})r_{o} + 1}{r_{o} + (g_{m} + g_{mb})r_{o}R_{S} + R_{S} + R_{D}}R_{D}$$

Non-inverting with slightly higher value as compared to the CS stage → body effect is useful in this scenario

If the resistor R_D is replaced by a current $\frac{V_{out}}{V_{in}} = A_v = (g_m + g_{mb})r_o + 1$ source then:

 $R_D \rightarrow \infty$ for an ideal current source





Common Gate Stage (contd.)



It is apparent that the input impedance of common-gate stage is low only if the load impedance connected to the drain is low





Common Gate Stage (contd.)







CS-stage followed by a CG-stage







CS-stage followed by a CG-stage (contd.)

• Use the CG stage expression to obtain the formulation for small signal voltage gain as:





Example – 3

The CS-stage in both the following circuits senses ΔV at node X and delivers a proportional current to a 50 Ω transmission line.

(a) Calculate small signal gain at low frequencies.

(b) What condition is necessary to minimize wave reflections at node X





Cascode Stage

- <u>Terminology</u>: It stems from erstwhile vacuum tube in which cathodes were cascaded. In practice, the output of first tube (anode) feeds the input of second tube (cathode)
- <u>Configuration</u>: CG-stage in cascade with CS-stage → actually CS-stage is called the main device whereas CG is called the cascode device
- <u>Basic Idea</u>: combines high input impedance and large transconductance of CS with the current buffering property and the superior high frequency response of CG stage
- <u>Cascode Provides</u>: wider bandwidth, increased small-signal gain, high input impedance, customized output impedance
- Applications: Current Source, Small-Signal Amplifier



Cascode – as a current source

• Current Source: requires very high output impedance



Cascode Transistor (CG Stage): always in saturation and is the main device that provides a constant current source

> Degeneration Transistor (CS Stage): in saturation and acts as a degeneration resistor for a fixed bias point → provides an impedance of r_{o2}





Cascode – as a current source







Cascode – as a current source





Cascode – Amplifier



Cascode device (in CG) \rightarrow in saturation \rightarrow routes the current generated by main device to R_D

main device (in CS) → in saturation → converts and amplifies an input voltage signal into output current





Cascode – Amplifier (contd.)

Bias Conditions of Cascode:



• For M₁ to be in saturation:

$$V_X > V_{in} - V_{T1} \quad \Longrightarrow V_b - V_{GS2} > V_{in} - V_{T1}$$

$$\Longrightarrow V_b > V_{in} + V_{GS2} - V_{T1}$$

• For M₂ to be in saturation:

$$V_{out} - V_X \ge V_{GS2} - V_{T2}$$



Minimum output voltage equals overdrive voltage of M_1 and $M_2 \rightarrow$ addition of M_2 reduces the output voltage swing by V_{GS2} - V_{T2}









Cascode – Amplifier (contd.)

Small Signal Model of Cascode:





Cascode – Amplifier (contd.)

Simplification gives:

$$\frac{V_{out}}{R_D} \left[R_D + r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2} \right] = -\left[g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2} + g_{m1}r_{o1} \right] V_{in}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = A_{v} = -\frac{\left[g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2} + g_{m1}r_{o1}\right]}{\left[R_{D} + r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2}\right]}R_{D}$$

Now:

$$g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2} >> g_{m1}r_{o1}$$

$$\therefore A_{v} \approx -\frac{g_{m1}(g_{m2} + g_{mb2})r_{o1}r_{o2}}{\left[R_{D} + r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2}\right]}R_{D}$$





Cascode – Amplifier (contd.)

Output Impedance: ability to synthesize desired output impedance







Cascode Amplifier with Current Source Load



It is apparent that the maximum small-signal voltage gain is the multiplication of gains from CS and CG stages \rightarrow definitely a big plus!

$$R_{out} \approx (g_{m2} + g_{mb2}) r_{o2} r_{o1}$$